Index

Numerics

16-bpp YUV 4:2:2 1-10
24-bpp RGB 1-10
24-bpp YUV 4:4:4 1-10
2D frame buffer, programming model 1-6, 2-4
2D graphics engine
  initialization 2-50, 5-28
  overview 2-2
  programming model 2-2
32-bpp A:8:8:8 1-11
6-bit or 8-bit palette entries 5-73
8-bpp
  AccuPak 1-8
  grayscale 1-8
  lookup table 5-71
  palettized 1-8

A

AccuPak 1-8
architecture
  internal 1-3, 3-4
  overview 1-2
auto-BitBLT. *See* BitBLT

B

BCLK equation 5-37
bi-endian support 1-11, 3-6
  byte swapping 1-32
BIOS 6-2
  Cirrus Logic functions 6-8, 6-90
  data area assignments 6-58
  DDC 6-11
  EGA/VGA adapter 6-57
  expansion 6-57
  hard disk 6-57
  I/O port assignment 6-61
  interrupt vectors 6-58, 6-62
  memory map 6-57
  mode switching 6-8
  network 6-57
  peripheral 6-57
  planar 6-57
  register mapping 6-9
  requirements 6-2
  ROM 6-58
  SCRATCHPAD register usage 6-10
  support 6-2 to 6-3
  VESA extensions 6-7, 6-63
    DDC functions 6-87
    PM functions 6-84
    VBE functions 6-67
  VGA 6-11
    configurations 6-12
    function calls 6-57
    functions 6-5, 6-16
  voice communication 6-57
bit swizzle 2-5
BitBLT
  2D graphics engine 2-6
  auto-BitBLT
    safe times 4-15
  byte BitBLT 2-14
    BitBLT for color fills example 2-36
    to off-screen cache example 2-37
  color pattern example 2-25
  color transparency example 2-32
  control registers 2-7
  engine, overview 2-2
  host 2-13
  monochrome-to-color programming example 2-26
  patterns 2-12
  programming overview 2-8
  Resize BitBLT 4-7
    using auto-BitBLT 4-13
  safe time 4-15
  text BitBLT, foreground and background color example 2-20
  tips and tricks 2-15
bitBLT
  resize programming 4-2
BITMASK 2-50
block diagram 1-3, 3-3
bus models
  accessing registers 1-13
  initializing registers at post time 1-17
  offsets 1-13
  VGA sleep mode 1-17
byte swapping 1-32

C

character
  CGA character set 6-14
  graphics character table 6-15
Cirrus Logic
  BIOS functions 6-90
  Bulletin Board Service 1-2
CL-GD5462, using multiple 5-74
color pattern 2-25
color transparency 2-32
command queue 3-5
configurations
  6-bit palette DAC 5-73
  8-bit palette DAC 5-73
  interleave values 5-31

 Copyright 1996 – Cirrus Logic Inc.

memory 5-32
system-level considerations 5-73
CONTROL register 2-50
copy frame buffer-to-host example 2-24
copy host-to-SRAM-to-frame buffer example 2-28
CRTC programming
BCLK 5-37
non-standard timing parameters 5-37
timing generation 5-35
VESA timing specifications 5-34

D

DDC 6-11
display adapters, using other 5-73
display switching 6-57
displaying 16-bit video in 8-bit frame buffer 4-9

E

EGA/VGA adapter BIOS 6-57
expansion BIOS 6-57

F

FIFO threshold 5-30
flat frame buffer, programming model 1-6
font loading example 2-19
frame buffer
9-bit 4-7
initialization 5-28
function calls for the palette DAC 5-72
functions
Cirrus Logic BIOS 6-90
hardware cursor 5-41
VESA BIOS 6-67
VESA DDC BIOS 6-87
VESA PM BIOS 6-84
VGA BIOS 6-19

G

graphics character table 6-15
graphics system diagrams 1-2, 3-2

H

hard disk BIOS 6-57
hardware cursor
functions 5-41
linear offset in tiled mode 5-66
operation 5-38
planes 5-40
header files
lgregs.h 2-39
lgtypes.h 2-38
horizontal
active time 5-37
blank 5-37
blank start 5-38
border 5-38
counter 5-38
display end 5-38
total 5-37
host BitBLT. *See* BitBLT

I

I/O mapped registers 1-33, 3-36
I/O port
assignment 6-61
palette entries 5-39
initialization
2D graphics engine 2-50, 5-28
6845 6-14
frame buffer 5-28
Rambus 5-2
initializing configuration registers 1-17
INT 10h 6-16
interleave 5-69
interrupt
10h 6-16
vectors 6-14, 6-58, 6-62

L

lgregs.h. *See* header files
lgtypes.h. *See* header files
linear mode. *See* modes
linear offset equation 5-70
LINECTL 2-50

M

memory
organization 1-17
registers 1-28
SRAM 1-33
tile interleave setup 5-31
memory organization
linear and tiled modes 1-19
memory-mapped I/O registers 1-32, 3-36
memory-mapped registers, managing 1-13
modes
Direct-color 6-11
linear 1-19, 5-66
restrictions 1-20
PCI mode, managing memory-mapped registers 1-13
tiled 1-19

hardware cursor 5-66
restrictions 1-20
True Color 6-11
modules 1-4
monitor identification 5-74
monochrome
font from host example 2-20
pattern transparency mask example 2-35
monochrome-to-color
BitBLT example 2-26
expansion programming model 2-6
mouse pointer. *See also* hardware cursor 5-38

N

network BIOS. *See* BIOS

O

occlusion 4-7
odd/even field captured data 4-16
OEMSI utility. *See* software utilities
OFFSET_2D 2-50

P

palette
function calls 5-72
I/O ports for entries 5-39
programming
6- or 8-bit entries 5-73
8-bpp lookup table 5-71
patterns
BitBLT 2-12
how to store 2-5
programming model 2-5
performance memory tile interleave setup 5-31
peripheral BIOS. *See* BIOS
pitch 5-29
pixel programming model 1-7
pixel time equation 5-37
pixels
16-bpp RGB 1-9
16-bpp YUV 4:2:2 1-10
24-bpp 8-8-8 1-10
24-bpp YUV 4:4:4 1-10
32-bpp A:8:8:8 1-11
8-bpp
AccuPak 1-8
grayscale 1-8
palettized 8-bpp 1-8
frequency 5-37
planar BIOS. *See* BIOS
planes used for hardware cursor 5-40
pointers 6-6 to 6-98
programming
6-bit or 8-bit palette entries 5-73
8-bpp lookup table 5-71
BCLK 5-37
overview 2-8
the CRTC 5-34
tips and tricks 2-15
VCLK 5-36
programming examples 1-2
BitBLT 2-15
byte BitBLT
BitBLT for color fills 2-36
to off-screen cache 2-37
calculating off-screen areas 1-21
color pattern BitBLT 2-25
color transparency BitBLT 2-32
copy frame buffer-to-host 2-24
copy host-to-SRAM-to-frame buffer 2-28
font loading 2-19
hardware cursor 5-41
initializing the Rambus 5-2
monitor identification 5-75
monochrome pattern transparency mask 2-35
monochrome-to-color BitBLT 2-26
reading/using the examples 2-15
simple source copy 2-23
software cursor 2-16
solid color fill 2-27
stretch operation 4-17
stretches and shrinks 4-3
text BitBLT
foreground and background color 2-20
monochrome font from host 2-20
transparent background 2-22
transparent monochrome cursor 2-30
VGA BIOS register mapping 1-13
programming model 1-5
2D frame buffer 1-6, 2-4
2D graphics engine 2-2
bi-endian support 1-11
flat frame buffer 1-6
monochrome-to-color expansion 2-6
patterns 2-5
pixels 1-7
transparency 2-6
VGA 1-5

R

RAM
CGA display 6-57
EGA display 6-57
EGA/VGA display 6-58

 Copyright 1996 – Cirrus Logic Inc.

HGC display 6-57
MDA/HGC display 6-57
top of system 6-58
Rambus, initialization code example 5-2
registers
accessing 1-13
BitBLT control 2-7
graphics accelerator
BITMASK 2-50
CONTROL 2-50
LINECTL 2-50
OFFSET_2D 2-50
TAG_MASK 2-50
TIMEOUT 2-51
header files 2-38
I/O-mapped 1-33, 3-36
initializing at post time 1-17
mapping in BIOS 6-9
memory-mapped
hardware cursor 5-38
I/O 1-32, 3-36
managing 1-13
VGA differences 5-33
resize bitBLTs 4-2
ROM BIOS. *See* BIOS

S

scratch pad 6-10
simple source copy example 2-23
sleep mode 1-17, 6-57
software cursor example 2-16
software utilities
OEMSI 6-12
solid color fill example 2-27
SRAM 1-6, 1-33, 2-4
stretch operation example 4-17
swizzle 2-5
system considerations, using other display adapters 5-73
system initialization. *See* initialization

T

TAG_MASK 2-50
text BitBLT. *See* BitBLT
tile coordinate equations 5-68
tile interleave setup 5-31
tiled mode. *See* modes
timing parameters, non-standard 5-37
transparency 2-6
transparent monochrome cursor example 2-30

V

VCLK equations 5-36
vector 6-13 to 6-66
vector location 6-14
VESA
BIOS extended functions 6-7, 6-63
compatibility 6-12
VESA/VBE
DDC functions 6-87
mode numbers 6-63
PM functions 6-84
protected mode 6-66
return status 6-66
VBE functions 6-66 to 6-67
VGA
BIOS functions 6-5 to 6-19
BIOS register mapping example 1-13
display switching 6-57
programming model 1-5
register differences 5-33
sleep mode 1-17, 6-57
using other display adapters 5-73
video programming
16-bit video in 8-bit frame buffer 4-9
auto-BitBLT 4-13
odd/even field captured data 4-16
resize BitBLT occlusion
9-bit frame buffer 4-7
resize bitBLTs 4-2
video, old video services pointer 6-15
voice communication BIOS 6-57
V-Port 1-4

Y

YUV 4:2:2 1-10
YUV 4:4:4 1-10

 Copyright 1996 – Cirrus Logic Inc.