

## INDEX

### Numerics

0805 surface mount case size B1-7  
 1024 × 768 display C2-8  
 14.31818-MHz reference clock 2-12  
 16-bpp color depth 8-28 to 8-29  
 16-bpp RGB 2-12  
 24-bpp color depth 8-28 to 8-29  
 24-bpp RGB 2-12  
 256-color mode. *See* modes  
 2D engine  
   description D1-25  
   drawing operation 8-39  
 32-bpp color depth 8-28 to 8-29  
 3D engine  
   descripton D1-25  
   instructions 9-119  
   opcode 9-42  
   operating parameters 9-47  
   parameters 9-119  
   status 9-73  
   texture data 9-120  
 3D Graphics Accelerator registers. *See* the register index  
 3D Graphics and Video modes (CL-GD5464) D1-2  
 8-bpp color depth 8-28 to 8-29

### A

A\_Main accumulator  
   delta value 9-38  
   initial value 9-37  
 A\_Ortho accumulator delta value 9-40  
 abbreviations D1-5  
 absolute maximum ratings D1-36  
 AccuPak 2-2, 5-27, 8-21  
 acronyms D1-6  
 active video 3-69  
 add-in card B3-3  
 address decoder 2-5  
 address wrap 3-48  
 addresses  
   A000 3-62  
   B000 3-62  
   B800 3-62  
 addressing  
   chain-4 3-21, 4-38  
   odd/even 3-60  
   VGA 4-32  
 alpha blending 9-49, 9-70, 9-76, D1-1  
 alpha channel 8-4

analog signals B1-7  
 anchored patterns 8-34  
 ASCII 3-20  
   *See also* inside rear cover  
 attribute byte 3-28, 3-68  
 attribute controller  
   blink 3-67  
   index 3-52 to 3-53  
   toggle 3-52  
 auto-BitBLT  
   arm 8-36  
   arm/trigger mechanism 8-18  
   definition 8-36  
   enable 8-18  
   functions C2-12  
   header C2-6, C2-18  
   normal BitBLT 8-21, 8-43  
   parameters 8-36  
   RDRAM C2-18  
   safe time C2-8  
   stretch BitBLT 8-21, 8-43  
   three window enable C2-15  
   timing control C2-12  
   triggered 5-19, 8-36  
   window 2 5-17  
   window 3 5-11

### B

B\_Main accumulator delta value 9-18  
 B\_Ortho accumulator delta value 9-21  
 background color 3-67, 8-28  
 bandwidth, full 3-17  
 base point  
   alpha value 9-37  
   liting value 9-37  
 BBS (bulletin board service) C3-2  
 bi-endian support 2-5  
 bilinear filtering D1-1  
 BIOS  
   32K B3-3  
   64K B3-3  
   Cirrus Logic 3-8, 3-10, 4-26, 5-3, 5-26  
   EPROM B2-3  
   extent, PCI configuration B3-3  
   read D1-27  
   ROM 4-17  
 BIOS support D1-3  
 bit plane enable 3-18

- BitBLT D1-1
    - 64-bit three operand 2-6
    - AccuPak 8-21
    - auto-BitBLT. *See* auto-BitBLT
    - byte resize 8-25
    - chain 8-21, 8-43
    - color pixel data 8-32
    - decimation 8-22, 8-43
    - destination definition 8-6
    - destination operand 8-7
    - direction 8-6
    - extend 8-9
    - fast operation XY extents 8-10
    - header 8-21, 8-43
    - height 8-9 to 8-11
    - host-to-screen 8-20
    - interpolation 8-22 to 8-23, 8-43
    - M (Mbyte) operations 8-24
    - monochrome 8-26
    - monochrome pattern 8-30
    - monochrome-to-color 8-28 to 8-29
    - OP0–2 source 8-7 to 8-8
    - pattern enable 8-7
    - pattern offset 8-34
    - phase 8-26
    - pixel data 8-33
    - pixel depth 8-33
    - pixel format 8-22
    - replication 8-22, 8-43
    - resize 8-11, 8-21, 8-36 to 8-38
    - resize byte 8-25
    - ROP 8-7, 8-19
    - saturation 8-19
    - screen-to-hold 8-20
    - shrink 2-7, 8-22, 8-43
    - SRAM address 8-31
    - start operation 8-9
    - stretch 2-7, 8-21 to 8-22, 8-43, C2-6
    - three operand 2-2, 8-6
    - transparency 8-8, 8-19
    - width 8-9 to 8-11
    - window 3 5-12
    - XY extents 8-9
  - bitmap
    - base address 9-91
    - linear 9-94 to 9-95
    - pitch 9-98
  - blackness 8-19
  - blank end extensions enable 4-37
  - blanking control 3-69, 4-37
  - blinking attributes B4-4
  - block diagram D1-24
  - board
    - designs B1-2
    - stacking B1-5, B1-14
    - testability D1-28
  - buffers
    - capture C2-6
    - double buffering C2-6
    - even C2-6
    - odd C2-6
    - off-screen C2-6
  - buses
    - enhanced V-Port D1-26 to D1-27
    - host 2-5, 3-58, 4-21, B3-4
    - host configuration B3-4
    - I<sup>2</sup>C d1-13, D1-22, D1-26
    - PCI
      - adapter card B1-2
      - back-to-back 4-8
      - burst enable 4-22
      - configuration B7-2
      - connections B2-2
      - GPIO D1-26
      - host interface pins d1-10, D1-15
      - master reads 9-116
      - master writes 9-116
      - paged master access 9-116
      - pin connections B3-4
      - pin diagram d1-9
      - pin scan order B5-3
      - retry 4-22
      - schematic B2-8
      - timeout 8-46
      - wait states 4-22
    - pixel 3-9
    - timeout enable 8-46
  - byte pan 3-33
  - byte swapping 9-115
- ## C
- capacitors
    - ceramic B1-6
    - decoupling B1-6
    - filter B1-6, B2-7
  - capture by the V-Port bus D1-27
  - capture timing C2-11
  - C-CUBE CL480 10-8, B3-2 to B3-3, B7-2, D1-34
  - ceramic capacitors B1-6
  - CGA compatibility 3-49, 3-60
  - chain odd maps to even 3-62
  - character
    - address counter 4-38
    - blinking 3-67

- cell 3-35 to 3-36, 3-67
- cell height 3-34, 3-36
- clock 3-17, 3-25, 3-48
- codes 3-28, 3-67
- counter 3-25, 3-30
- height 3-34
- row 3-33
- character map
  - primary 3-20
  - secondary 3-19
- character set
  - primary 3-19
  - secondary 3-19
- characteristic impedance B1-6, B1-14, B1-16, B2-4, B2-6
- chip architecture 2-4
- chroma-key 8-12 to 8-13
- Cirrus Logic
  - Bulletin Board Service C3-2
  - www page C3-4
- CL-GD542X VGA family compatibility 2-10
- CL-GD543X/4X VGA family compatibility 2-10
- clipping rectangle programming 9-74 to 9-75
- CLMODE C1-2
- clock
  - 14.31818-MHz reference 2-12
  - pixel clock 2-12
  - pixel clock select 3-6
  - pixel double clock select 3-67
  - See also* DCLK;MCLK;VCLK 3-17
  - serial 10-9
  - skew B1-10
  - test enable B3-3
- clock-to-data skew B1-10
- color
  - background 8-28
  - border 3-69, 5-3
  - cursor 5-3
  - depth 8-28 to 8-29
  - don't care plane 3-63
  - foreground 8-29
  - location control 9-57
  - match logic 3-60
  - patterning 9-70, 9-76
  - saturate 9-52
- color buffer
  - X address computation 9-58
  - Y address translation 9-59
- color compare
  - logic 3-60
  - mapping blue component 9-54
  - mapping green component 9-53
  - mapping red component 9-52
  - plane 3-57
- color key 5-6
  - compare 5-5, 5-7
  - mask 5-7
  - mode 5-5
  - value compare C2-13
- command pipe 8-17
- command queue 2-5
- compatibility
  - C-CUBE CL480 B3-2, B7-2, D1-34
  - CGA 3-49, 3-60
  - EGA 3-21, 3-60, 3-66
  - hardware 2-14
  - Hercules 3-49
  - Intel 16-bit B3-2, B7-2, D1-34
  - Intel 8-bit B3-2, B7-2, D1-34
  - MDA 3-62, 3-68
  - pixel panning 3-67
  - software 2-14
  - VGA 4-38, D1-28
- configuration
  - options 4-21
  - resistors B2-8
  - summary B3-2, D1-33
  - tables D1-29
- configuration pins
  - INTA# 4-18 to 4-19, B2-3
  - P18 4-10
  - RA15 B2-8
  - RA3 4-13, B2-8
  - RA4 10-7, B2-8
  - RA5 10-7, B2-8
  - RA6 B2-8
  - ROMCS# 4-15
- conventions
  - abbreviations 1-3, D1-5
  - acronyms 1-3, D1-6
  - numeric naming 1-5, D1-7
- coprocessor direct programming 9-42
- count by four 3-45
- count by two 3-48
- CRTC
  - address counter 3-48 to 3-49
  - blinking 3-34
  - compatibility 2-13
  - definition D1-26
  - horizontal counter test 5-29
  - scan double 3-34
  - testing 5-28
  - timing enable 3-48
  - timing logic 3-48

- vertical counter 9-113
- vertical counter test 5-30
- CSYNC enable 5-24
- cursor
  - address 5-25
  - colors 5-3
  - enable/disable 5-24
  - horizontal position 5-21
  - offset 5-23
  - planes 5-25
  - start 3-34
  - vertical position 5-22
- D**
- DAC
  - characteristics D1-38
  - external 5-3
  - full scale 5-10
  - palette 3-10, 3-14, 5-3
  - power down 5-3
  - sensing 3-8
  - state 3-12
- data latches 3-51
- DC specifications D1-37
- DCLK 3-17, 6-12
- DDC 2-13, 10-9, B2-4, D1-27
- decompression, texture D1-1
- decoupling capacitors B1-6
- depth buffer 9-58
- descrete RAMDAC B1-5
- destination operand 8-7
- device ID 4-5
- device revision ID 4-9
- diagnostic bits 3-70
- diagnostic readback 3-9
- dielectric constant B1-16
- digitized video C2-2
- display
  - buffer switch 9-113
  - data shifters 3-17
  - disable 5-3
  - double buffered start address 4-36
  - enable 3-7, 3-9, 3-30, 4-37
  - enable skew 3-28
  - extended start address 4-37
  - list 9-109
  - list instruction status 9-100
  - mode D1-29
  - refresh D1-27
  - type 3-68
  - VGA core, pipeline 2-11

- display memory
  - address 4-38
  - bandwidth 3-17
  - enable CPU access 3-6
  - interface B2-3
  - interleave mode 5-26
  - offset 3-44, 4-39
  - planes 3-55
  - refresh 3-16 to 3-17
  - screen start 3-37
  - size 2-2
  - start 4-39
  - video capture C2-6
  - write control 3-64
  - XMA address 4-32
- DoubleWord mode. *See* modes
- drawing operations
  - color-to-monochrome conversion 8-19
  - to host memory 9-113
  - transparency 8-19

**E**

- EGA compatibility 3-60
- electrical specifications D1-36
- enhanced V-Port
  - bus D1-26
  - overview 2-11
  - pins d1-12, D1-21
- EPROM definitions B7-4
- error diffusion bypass 5-27
- extended address wrap enable 4-38
- extended display start address 4-37
- extended memory 3-21
- extended video modes. *See* modes
- external device control D1-27

**F**

- feature connector 2-14, B2-5
- FIFO
  - command 9-108
  - data command 8-35
  - display 5-26
  - read/write 8-17
  - write 8-16, 8-18
- filter capacitors B1-6
- filtering
  - bilinear D1-1
  - trilinear D1-1
- filters ferrite bead B1-4, B1-6
- fixed lighting 9-71
- flat-frame buffer C2-6
- fog D1-1

- foreground color 8-29
  - format
    - mixed C2-6
    - pixel C2-13
    - pixel depth 8-17
    - video C2-13
    - window 1 5-19
    - window 2 5-17
  - frame buffer
    - 8-bit 5-8
    - chain-4 addressing and 4-25
    - flat C2-6
    - independent 5-24
    - mask 9-63
    - write enables 8-5
  - frequency
    - Rambus clock (BCLK) 10-3
    - range B1-11
  - frequency synthesizer
    - CRTC timing 2-12
    - pixel clock 2-12
    - programmable D1-26
    - Rambus 2-12
    - VCLK 2-12
  - function select 3-58
  - functional description D1-24
- G**
- G\_Main accumulator delta value 9-17
  - G\_Ortho accumulator delta value 9-20
  - gamma correction 2-11, 5-10
  - general purpose I/O
    - configuration 2-14, 10-7, B3-3, D1-26
    - configuration bits 10-7
    - data 10-6
    - MMI/O access B7-5
    - overview B7-2
    - pin summary D1-17
    - port 2-5, D1-26
    - timing 10-4
  - GENLOCK C2-12
  - gouraud shading D1-1
  - graphics accelerator, CL-GD5464 register
    - aperatures 9-2
  - graphics controller
    - CGA compatibility 3-60
    - chain-4 select 3-21
    - data latches 3-51
    - display data shifters 3-17
    - index field 3-54
  - graphics depth 8-bpp 5-8
  - graphics engine
    - 2D (CL-GD5462) 2-6, D1-25 to D1-26
    - 3D (CL-GD5464) 2-6, D1-25, D1-27
  - graphics pixel format 5-8
  - Green PC D1-2
  - ground plane B1-4, B1-11, B2-6
- H**
- hardware page flipping D1-1
  - Hercules compatibility 3-49, 3-62
  - high bandwidth B1-2
  - high frequency
    - characteristics B1-6
    - interconnection B1-7
  - horizontal
    - counter 5-29
    - display end 3-26, 3-29, 4-40
    - position of cursor 5-21
    - timing 2-13, 5-8
    - timing generator 3-25
    - total 3-28 to 3-30, 4-35, 4-40
  - horizontal blank
    - active 3-9
    - end 3-28, 3-30, 4-36
    - end overflow 4-36
    - period 3-28, 3-30
    - start 3-27, 4-40
  - horizontal sync
    - delay 3-30
    - divided by two 3-48
    - end 3-30
    - See also* HSYNC
    - start 3-29 to 3-30, 4-40
  - host CPU interrupt enable 9-107
  - host interface
    - description D1-25
    - PCI bus pins d1-10, D1-15
    - transaction queue 4-21
  - host memory XY bitmap base address 9-91
  - HostXY unit 9-90, 9-98
  - HSYNC 3-5, 3-17, 3-29 to 3-30, B2-4
- I**
- I/O access, PCI enable 4-7
  - I/O port select
    - 3B4 3-6
    - 3BA 3-6
    - 3D4 3-6
    - 3DA 3-6
  - I<sup>2</sup>C
    - bus pins d1-13, D1-22
    - interface B2-5

- port 2-13, 10-9, B2-4, D1-26
  - port access D1-27
  - IBM I/O register test. *See* utilities
  - IBM VGA adapter compatibility 2-10
  - immediate registers. *See* the register index
  - instruction
    - A field 9-119
    - BRANCH 9-112
    - buffer 9-106
    - M field 9-119
    - modifier 9-81
  - interlaced
    - fields C2-8
    - timing 4-36
    - timing enable 4-36
    - video 3-34, 4-35
  - interleave mode. *See* modes
  - interleaving 5-25
  - interpolated
    - color 9-61
    - lighting 9-38
    - RGB 9-61
    - X pixels 8-22
    - Y lines 8-22
  - interrupt
    - host CPU enable 9-107
    - pending 3-8, 3-42
    - vertical enable/disable 3-42
  - isolated ground B1-5
- L**
- line compare 3-32, 3-34, 3-42, 3-50, 3-67
  - line graphics enable 3-67
  - line mask pattern 9-77
  - list of timing diagrams D1-39
  - LUT 3-72
- M**
- map enable 3-18
  - master I/O XY operations 9-91
  - master-abort 9-116
  - MCLK, use for VLCK 4-31
  - MDA
    - compatibility 3-68
    - modes 3-62
  - memory
    - access, PCI enable 4-7
    - address counter 3-45, 3-48
    - addressing, VGA 4-32
    - extended 3-21
    - interleave 8-45
    - map 3-62
    - set 4-Kbyte aperture 9-2
    - memory controller, Rambus D1-25
    - memory-mapped I/O 4-13, 10-6
    - MFGTST.EXE. *See* utilities
    - microstrip B1-13
    - mip mapping D1-1
    - miscellaneous pins d1-13, D1-22
    - mixed formats C2-6
    - mixed frame buffer
      - 16-bpp RGB C2-6
      - 16-bpp YUV C2-6
      - 8-bpp AccuPak C2-6
      - 8-bpp grayscale C2-6
      - 8-bpp palettized C2-6
    - mixed-signal circuits B1-2
    - modes
      - 13h 4-25
      - 16-bit pixel 3-72
      - 16-bpp 9-52
      - 16-bpp alpha 8-4
      - 16-color 3-60, 3-66
      - 24-bit pixel 3-72
      - 256-color 3-60
      - 3D Graphics and Video modes, CL-GD5464 D1-2
      - 8-bit pixel 3-72
      - 8-bit Z 9-22, 9-24
      - 8-bpp 9-52
      - 8-bpp alpha 8-4
      - 8-bpp mapped 9-50
      - 8-bpp packed pixel 4-25
      - a:5:5:5 8-4, 9-61
      - a:8:8:8 8-4, 9-38, 9-41, 9-61
      - alpha blending 9-50
      - alphanumeric 3-26, 3-62, 3-68, 3-71
      - bi-endian master 9-115
      - byte/word 3-48
      - CGA 3-62, 3-69
      - chain-4 4-25
      - clock test B3-3
      - color 3-6
      - coprocessor 9-112
      - destination color compare 9-50
      - display D1-29
      - display list 9-2
      - display list fetch 9-108
      - See also* modes; instruction fetch
      - DoubleWord 3-45
      - EGA 3-21, 3-62, 3-69
      - extended display enable/disable 4-21
      - extended video D1-30
      - fixed alpha 9-38, 9-40
      - full-color texel 9-64

- graphics 3-26, 3-62, 3-68, 3-71
- HostXY 9-112
- idle/coprocessor 9-2
- instruction fetch 9-108, 9-117
  - See also* modes; processor
- interleave 5-26
- MDA 3-62
- monochrome 3-6
- non-indexed 9-70
- palettized 8-bpp 2-11
- PCI bus-mastering 9-2
- pin-scan B3-3
- pixel data
  - 24-bpp 9-52
  - 3:3:2 9-51 to 9-52
  - 5:6:5 9-51 to 9-52
  - a:5:5:5 9-51 to 9-52
  - a:8:8:8 9-51 to 9-52
  - mapped 9-51
  - Z:8:8:8 9-51
- processor 9-108, 9-112
  - See also* modes; instruction fetch
- read mode 0 3-59 to 3-60
- read mode 1 3-57, 3-60, 3-63
- shift register 3-60
- standard VGA video D1-29
- test 5-27, 6-11
- texel
  - 4-bpp mapped 9-60
  - 8-bpp mapped 9-60
- texture
  - 4-bpp mapped 9-60
  - 8-bit 3:3:2 9-65
  - 8-bpp mapped 9-60
- VGA mode 13 3-67, 3-71
- VGA video 3-62
- video modes 0,1,4,5,D 3-17, 3-60
- video set 5-26
- VMI 'A' 10-8
- VMI 'B' 10-8
- V-Port 6-13
- write mode 0 3-55, 3-58, 3-61, 3-64
- write mode 1 3-61
- write mode 2 3-61, 3-64
- write mode 3 3-55, 3-58, 3-64
- X 4-25
- Z 8:8:8 9-49
- Z\_COLLISION 9-56
- Z\_ON 9-56
- monitor sensing 3-8
- monochrome data swizzle 8-17
- monochrome display attributes 3-68

- motherboard design B1-3, B3-3
- multilayer boards B1-4

**N**

- non-paged accesses 9-116
- NTSC C2-8, E1-8
- numeric naming D1-7

**O**

- occlusion C2-4, C2-6, C2-13
- odd/even mode. *See* modes
- OEM system integration. *See* utilities
- offset
  - field extension 4-39
  - left-shifted 3-44
  - overflow 4-37
  - Y component 8-27
- offset register 1 enable 4-34
- opcodes
  - 3D engine 9-42
  - CLEAR 9-119
  - DRAW\_LINE 9-119
  - DRAW\_POINT 9-119
  - DRAW\_POLY 9-119
  - NOP 9-119
  - WRITE\_REGISTER 9-119
- operands
  - destination 8-7
  - OP0 8-30
  - OP1 8-30
  - OP2 8-30
  - pattern 8-8
  - source 8-7
- ordering information D1-50
- overlay
  - control C2-12
  - external 5-5
  - internal 5-5

**P**

- package specifications D1-49
- page flipping, hardware D1-1
- palette
  - access 5-3
  - snooping 4-6
  - state 5-3
- palette DAC 2-11
- palette RAM 5-28
- panning 3-33, 3-50, 3-67, 3-71
- parts placement B1-2
- patterned polygons 9-70
- patterns 8-34

- PC1 bypass 5-27 to 5-28
- PCB geometry B1-14
- PCI
  - adapter card B1-2
  - bus master cycles 9-97
  - bus. *See* buses
  - interrupt B2-3
  - master-abort detection 9-116
  - single load specification B2-3, B7-2
  - target-abort detection 9-116
- performance-enhancing features D1-28
- phase relationship C2-8
- pin information
  - pin descriptions D1-15
  - pin diagram, PCI bus d1-9
  - pin summary d1-10
  - pin type listing d1-10
- pin scan B5-2
- pins
  - connections
    - DDC2B A1-2
    - PCI bus A1-4
    - standard VGA A1-2
    - VESA pass-through A1-3
    - VGA, DB15 A1-2
- DAC
  - DACGND B1-5
  - DACVDD B1-4, B2-7
- enhanced V-Port
  - BLANK# 3-17
  - DCLK 3-6, 6-12
  - definitions D1-21
  - EDCLK# 3-6
  - P18 4-10
  - summary d1-12
- general purpose I/O port
  - definitions D1-17
- general-purpose I/O
  - connections B7-4
- host interface, PCI bus
  - definitions D1-15
  - DEVSEL# 4-6, 4-8
  - INTA# 4-18 to 4-19, B2-3
  - PCS# 10-5, B7-2
  - pin scan order B5-3
  - PRDY 10-5
  - RA15 10-5, B2-3
  - RA3 4-13
  - RA4 10-7
  - RA5 10-7
  - RD B2-3
  - ROMCS# 4-15, B2-3, B7-4
  - RST# B3-2
  - STOP# 4-22
  - summary d1-10
- I<sup>2</sup>C bus
  - definitions D1-22
  - SCL 10-9, B2-4
  - SDA 10-9, B2-4
  - summary d1-13
- miscellaneous
  - definitions D1-22
  - RCLK 5-27, B2-8
  - summary d1-13
- overlay mode C2-10
- power and ground
  - DACGND B1-5
  - DACVDD B1-4, B2-7
  - definitions D1-22
  - RAAGND B1-5
  - RABGND B1-5
  - RABVDD B1-4
  - RBAVDD B2-7
  - summary d1-13
- Rambus
  - BCLK 10-3
  - Channel A
    - CCTL B1-7
    - definitions D1-18
    - RAAGND B1-5
    - RARCLK B1-10
    - RATCLK B1-10
    - RAVREF B1-7, B1-11
    - summary d1-11
  - Channel B
    - definitions D1-19
    - RABCLK B1-10
    - RABGND B1-5
    - RABVDD B1-4, B2-7
    - RBAVDD B2-7
    - SOUT 7-3, B1-11
    - summary d1-11
  - VTERM B1-7, B1-11
- video
  - CSYNC 5-24
  - definitions D1-20
  - HSYNC 3-5
  - IREF B2-8
  - P[23:0] 5-3
  - REXT B2-8
  - summary d1-12
  - VSYNC 3-5, 3-7, 4-29
- video capture mode C2-10
- pitch 3-44

- pixel
    - bus 3-9
    - clock 5-8
    - component-compare 8-14
    - data 3-14, 5-3
    - depth 5-8, 8-28 to 8-29
    - double clock select 3-67
    - doubling 5-8
      - See also* horizontal; timing 5-8
    - format window 3 5-11
    - mask 3-10
  - plane select 3-59
  - playback by the
    - host bus D1-27
  - playback by the V-Port bus D1-27
  - polygon
    - base point 9-26
    - engine as light source 9-64
    - source alpha blend constant 9-38
  - port
    - general purpose I/O D1-26
    - I<sup>2</sup>C D1-26
  - power
    - bypassing B1-7, B2-7
    - conditioning B2-7
    - isolation B1-4
    - management 2-2, 5-3
    - plane B1-4, B2-6
  - power and ground pins d1-13, D1-22
  - power-up configuration D1-33
  - prefetch
    - control 9-107
    - current instruction address offset 9-111
    - engine
      - illegal instruction detect 9-112
      - pointer 9-2
  - prefetchable PCI 4-13 to 4-14
- Q**
- qword
    - addressing 5-25
    - monochrome count 8-26
- R**
- R\_Main accumulator delta value 9-16
  - R\_Ortho accumulator delta value 9-19
  - radio frequency interference B2-4
  - Rambus
    - acknowledge packet 7-3
    - ASIC Cell (RAC) 7-5
    - automatic configuration B1-7
    - bank interleave 8-45
    - BD\_SAME bit 8-6
    - board stacking B1-14
    - broadcast 7-7
    - Channel A
      - pin definitions D1-18
      - pin summary d1-11
    - Channel B
      - access B2-3
      - pin definitions D1-19
      - pin summary d1-11
    - channel clock B1-10
    - channels B1-2
      - checklist B1-24
      - design notes B1-23
      - ground plane B1-5
    - CLK cycles to RDY, 'read hit' 7-3
    - CLK cycles to retry access for 'dirty miss' 7-3
    - CLK cycles to retry access for a 'clean miss' 7-3
    - clock BCLK frequency 10-3
    - clock skew B1-10
    - control current B1-7
    - controlled impedance traces B1-13
    - cycle request 5-26
    - device address 7-7
    - display memory B2-2
    - expansion socket B1-11
    - initialization 7-4
    - interface (RIF) 2-9, 7-3
    - layout B1-7
    - mask load cycle 8-44
    - memory architecture D1-2
    - memory options B2-3
    - ninth bit 5-5, 8-19, 8-44, C2-4, C2-13
    - PCB design rules B1-15
    - PCB geometry B1-17
    - RDRAM 8-30, 8-32
      - array B1-11
      - fetch 8-6
      - source 8-6
    - RDRAM color 8-6
    - reference voltage B1-7
    - register address 7-7
    - row cache 2-9
    - RSocket B1-11
    - socket spacing B1-11
    - terminators B1-11
    - voltage swing B1-7
    - V<sub>Ref</sub> B1-12
    - V<sub>Term</sub> B1-12
    - write enables 8-5
  - Rambus registers. *See* the register index
  - RAMDAC 8-19

- external 5-3
    - support D1-26
  - RDRAM
    - 3.3 V B2-6
    - initialization 7-3
  - read mode 0. *See* modes
  - reference designs B1-2
  - reference oscillator B1-2
  - refresh rates D1-33
  - REG.EXE C1-3
  - register port map D1-35
  - registers
    - 2D Graphics Accelerator. *See* the register index
    - 3D Graphics Accelerator. *See* the register index
    - double buffered 5-21
    - Enhanced V-Port, summary 6-2
    - Extended I/O, summary 4-2
    - Graphics Accelerator
      - 3D Drawing, summary 9-3
      - 3D Engine Control, summary 9-43
      - 3D Engine Host Address, summary 9-118
      - 3D Engine HostXY Unit, summary 9-90
      - 3D Engine Mailbox, summary 9-100
      - 3D Engine Pattern RAM, summary 9-77
      - 3D Engine Prefetch Unit, summary 9-105
    - Miscellaneous, summary 10-2
    - Miscellaneous. *See* the register index
    - Rambus, summary 7-2
    - VGA Core, summary 3-2
    - VGA Core. *See* the register index
    - Video pipeline, summary 5-2
    - Video Pipeline. *See* the register index
  - resolution, maximum 2-2
  - RGB 3-14, 6-11, B1-6
  - RGB interpolators 9-61
  - ROP engine
    - OP0 source 8-7
    - OP1 source 8-7
    - OP2 source 8-8
  - ROP three operand 8-19
  - rotate count 3-58
- S**
- saturation-monochrome conversion 8-19
  - scanline
    - counter 3-47 to 3-48
    - hardware cursor Y field 5-22
    - number per frame 3-5, 3-31
    - odd field last 4-35
    - underline 3-45
    - vertical blank end 3-47
    - Y address of off-screen buffer 6-5
  - screen
    - 8 bpp B4-4
    - format D1-29
    - refresh 3-16, C2-8
    - split 3-67
    - start A 3-39, 4-39, 5-24
    - start A address 3-37 to 3-38
  - screen A
    - panning 3-67
    - preset row scan 3-33
    - start 3-50
  - screen B
    - panning 3-67
    - start 3-50
  - scrolling 3-33, 3-50
  - select row-scan counter 3-49
  - serial port 2-13
  - series termination B1-10
  - set/reset
    - logic 3-61
    - plane 3-55
    - plane enable 3-56
  - shift register mode. *See* modes
  - shrink logic 2-6
  - signature generator
    - display memory test B4-2
    - enable/status 4-29, B4-2
    - reset 4-29
    - video logic test B4-2
  - software
    - codec C2-2, C2-4
    - drivers C1-5
    - drivers kit C1-5
    - reset 4-21
    - support C1-2
    - utilities *See* utilities
  - software drivers supported D1-3
  - source operand 8-7
  - SRAM
    - address 8-31
    - color 8-6
    - color address 8-33
    - scratch pad memories 2-6
    - texture cache 9-76
  - standard VGA video modes. *See* modes
  - stereo enable 5-24
  - stretch logic 2-6
  - subsystem ID 4-16
  - subsystem vendor 4-15 to 4-16
  - surface mount components B1-6
  - swizzle
    - enable 8-18

monochrome data 8-17  
 synthesizer B2-8  
*See also* frequency synthesizer

## T

telephone number (BBS) C3-2

test mode. *See* modes

### tests

2D engine B6-18  
 3D engine B6-19  
 BIOS B6-18  
 BitBLT engine B6-9  
 CRTC block 5-28  
 display B6-10  
 display path B6-11  
 extended I/O block 5-28  
 linear memory B6-15  
 manufacturing tests B6-2  
 memory B6-12  
 pattern B6-12  
 pin scan B5-2  
 RAM 5-28  
 RAMDAC  
   18-bit DAC B6-13  
   24-bit DAC B6-14  
 update information B6-19  
 VGA block 5-28

### texel

filtered 9-61  
 host generated 9-61  
 size 9-65  
 write inhibiting 9-63

### texel mask

maximum bounds 9-69  
 minimum bounds 9-68

### text cursor 3-35

disable 3-35  
 enable 3-35  
 end 3-36  
 location 3-40  
 skew 3-36  
 start 3-35

text modes. *See* modes

### texture

base point 9-25  
 cache 9-60, 9-67  
 control 1 9-68  
 control 2 9-69  
 coordinate ?? to 9-25  
   initial 9-25  
   U component 9-36, 9-66  
   V component 9-65

CPU generated 9-97

data 9-120

data as light source 9-64

exclusive compare color compare 9-68

fetches 9-115

inclusive compare color compare 9-68

lookup table 9-60

map 9-95

map filtering 9-63

map, tiled 9-96 to 9-97

mapping function 9-60

maps

  perspective-corrected 9-31, 9-36

  subsequent drawing operations 9-57

mask source 9-61

transparent 9-68

XY base address 9-67

texture decompression D1-1

### tiles

control 8-17

per line 8-45

per scanline 5-26

size 8-17

translation 5-25

### timing

enable 3-48

interlaced 4-36

### timing diagrams

DCLK as input D1-47

feature connector

  8-Bit mode (DCLK input as reference) D1-42

  8-Bit mode (DCLK output as reference) D1-43

P-bus as inputs

  16-bit mode (DCLK input as reference) D1-46

  8-, 16-, 24-bit mode (DCLK input as  
   reference) D1-45

P-bus as outputs 16-bit mode (VCLK output as  
 reference) D1-44

PCI bus D1-40

Rambus D1-41

RESET D1-48

timing diagrams, list of D1-39

TLUT 9-60

### trace

controlled impedance B1-13

spacing B1-16

width B1-7, B1-16

trade-off, RGB filter components B1-6

transactions, back-to-back 4-8

transmission line B1-6, B1-11, B2-4, B2-6

transparency 8-19, D1-1

transparent texture 9-68

trilinear filtering D1-1

## U

U space width 9-66

U\_Main accumulator

first-order delta value 9-28

initial value 9-26

second-order delta value 9-32

U\_Ortho accumulator

first-order delta value 9-30

second-order delta value 9-34

value 9-36

underline

location 3-34

scanline 3-45

units of measure used 1-3, D1-5

utilities

CLMODE C1-2, D1-3

IBM I/O register test C1-3

manufacturing test D1-3

MFGTST.EXE (manufacturing test) C1-3

OEMSI D1-3

OEMSI (OEM system integration) C1-4

RAMBIOS D1-3

RAMBIOS.COM C1-2

register C1-3

register editor and viewer D1-3

screen centering D1-3

video mode configuration C1-2

WINMODE C1-4, D1-3

UV address multiplex select 9-61

## V

V\_Main accumulator

first-order delta value 9-27

initial value 9-25

second-order delta value 9-31

V\_Ortho accumulator

first-order delta value 9-29

second-order delta value 9-33

value 9-35

VCLK

denominator 4-27

frequency 3-6

generate DCLK 3-17

multiply by 2 5-8

numerator 4-27, 4-31, 5-27

post-scalar 4-27

VCO output 5-27

vendor 4-15

vendor ID 4-4

vertical

counter 3-48, 5-30, 9-113

display end 3-32, 3-43, 4-40

display total 5-16

interrupt enable/disable 3-42

position of cursor 5-22

retrace 3-33

retrace start 3-32

sync start 4-40

timing 2-13

timing generator 3-25

total 3-31 to 3-32, 3-42, 4-40

vertical blank

active 3-9

end 3-47, 4-36

end overflow 4-36

start 3-32, 3-34, 3-46, 4-40

vertical sync

end 3-42

*See also* VSYNC

start 3-41 to 3-42

VESA interface B2-5

VGA

connector B1-2

core 2-10, D1-25

memory addressing 4-32

operation enable B3-3

register I/O map D1-35

VGA Graphics Controller. *See the register index; VGA Core*

vias B1-11, B2-4

video

active 3-69

capture C2-2

capture display memory C2-6

depth 16-bpp 5-8

digitized C2-2

enable 3-53, 3-65

format 5-9

frame 5-21

interlaced 3-34

video modes. *See modes*

video pins d1-12, D1-20

video pipeline D1-26

video playback acceleration D1-2

voltage regulator B1-4

V-Port

bus width 6-12

capture by the bus D1-27

capture data 6-12

control C2-12

double buffer 6-3, 8-36

- MPEG decoder D1-2
- PCI adapter card concerns B1-2
- playback by the bus D1-27
- reads 6-3
- skip frame 6-12
- teleconferencing D1-2
- TV tuner D1-2
- VSYNC 3-17, 4-36, B2-4
  - control 3-7
  - polarity 3-5

**W**

- whiteness 8-19
- width1 accumulator
  - delta value 9-14
  - initial value 9-12
- width2 accumulator
  - delta value 9-15
  - initial value 9-13
- window 5-8
- window 1 5-19 to 5-20, C2-4
- window 1 enable 5-19
- window 2 5-5, 5-13 to 5-18, C2-4, C2-6, C2-8, C2-14
- window 2 control C2-12
- window 2 enable 5-17
- window 3 5-11, C2-4
- window 3 enable 5-11
- WINMODE C1-4
- write mask 9-61
- write mode 0. *See* modes
- write mode 3. *See* modes
- write protect 3-42
- www access C3-4

**X**

- X address pattern lookup offset 9-57
- X byte offset address 9-67
- X major lines 9-15
- XMA address. *See* display memory
- XY
  - bitmap pitch 9-98
  - color pattern 9-77
  - dither pattern 9-77
  - operations, starting coordinate programming 9-92
  - stipple pattern 9-77

**Y**

- Y address pattern lookup offset 9-57
- Y major lines 9-15
- Y offset programming 9-59
- Y scanline offset address 9-67
- YCrCb 2-2

- YUV 5-27
- YUV 4:2:2 5-8

**Z**

- Z buffer 9-22, 9-48, 9-99
- Z buffer, Y address translation 9-59
- Z collision
  - compare 9-56
  - detection logic 9-49
  - Z value at 9-72
- Z hit 9-72
- Z interpolation 9-49
- Z location control 9-57
- Z value 9-56
- Z\_Main accumulator
  - delta value 9-23
  - initial value 9-22
- Z\_Ortho accumulator delta value 9-24

